

An integrated circuit (also referred to as an IC, a chip, or a microchip) is a set of electronic circuits on one small flat piece (or "chip") of semiconductor material, normally silicon. The integration of large numbers of tiny transistors into a small chip resulted in circuits that are orders of magnitude smaller, cheaper, and faster than those constructed of discrete electronic components. IC Chips are in stock at ALLCHIPS Electronics. ALLCHIPS offers inventory, pricing, & datasheets for IC Chips. To know more, please view our large section of IC Chips below.
| Product | Part Number | Manufacturers | Package | Description | Datasheet | Rfq |
|
Zilog IXD1415GG06ER-G | Zilog | Tape & Reel (TR) | 200MA DUAL HIGH SPEED LDO |
![]() |
$0.33
|
|
Zilog IXD1421AB49ER-G | Zilog | Tape & Reel (TR) | 300MA SMALL DUAL HIGH SPEED LDO |
![]() |
$0.23
|
|
Diodes Incorporated AS78L12ZTR-E1 | Diodes Incorporated | Bulk | IC CHIP |
![]() |
|
|
Zilog IXD1415BB21ER-G | Zilog | Tape & Reel (TR) | 200MA DUAL HIGH SPEED LDO |
![]() |
$0.33
|
|
|
![]() |
|
||||
|
Zilog IXD1504A311MR-G | Zilog | Tape & Reel (TR) | 0.6UA ULTRA LOW QUIESCENT CURREN |
![]() |
$0.17
|
|
|
![]() |
|
||||
|
|
Diodes Incorporated AP7366EA-33W5-7 | Diodes Incorporated | Tape & Reel (TR) | IC CHIP |
![]() |
$0.12
|
|
Zilog IXD1415BB66ER-G | Zilog | Tape & Reel (TR) | 200MA DUAL HIGH SPEED LDO |
![]() |
$0.33
|
|
Zilog IXD2142A18CMR-G | Zilog | Tape & Reel (TR) | LOAD DISC FUNCTION 0.8A STEP UP |
![]() |
$0.53
|
|
Zilog IXD1415CC92MR-G | Zilog | Tape & Reel (TR) | 200MA DUAL HIGH SPEED LDO |
![]() |
$0.33
|
|
Zilog IXD1415CC67ER-G | Zilog | Tape & Reel (TR) | 200MA DUAL HIGH SPEED LDO |
![]() |
$0.33
|
|
|
![]() |
|
||||
|
|
![]() |
|
||||
|
Zilog IXD2141B33DMR-G | Zilog | Tape & Reel (TR) | LOAD DISCONNECTION FUNCTION 0.8A |
![]() |
$0.53
|
|
Zilog IXD1415GG41ER-G | Zilog | Tape & Reel (TR) | 200MA DUAL HIGH SPEED LDO |
![]() |
$0.33
|
|
|
![]() |
|
||||
|
|
![]() |
|
||||
|
|
![]() |
|
||||
|
|
![]() |
|
||||
|
|
![]() |
|
||||
|
|
![]() |
|
||||
|
|
![]() |
|
||||
|
|
![]() |
|
||||
|
|
![]() |
|
||||
|
|
![]() |
|
||||
|
|
![]() |
|
||||
|
|
![]() |
|
||||
|
|
![]() |
|
||||
|
|
![]() |
|